


Sheet 1 of 1 sheet

U.S. Department of Commerce, Patent and Trademark Office  PTO RELEVANT ART CITED BY APPLICANT (use several sheets if necessary)				Docket No.: BUR920030023US1		Serial No.: 10/605,591																																																									
				Applicants: Clarence R. Ogilvie et al.																																																											
				Filing Date: October 10, 2003		Group:																																																									
U.S. Patent Documents <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">*Examiner Initial</th> <th></th> <th>Document Number</th> <th>Issue Date</th> <th>Name</th> <th>Class</th> <th>Subclass</th> <th>Filing Date If Appropriate</th> </tr> </thead> <tbody> <tr><td>JRP</td><td>US-1</td><td>4,729,090</td><td>03/01/88</td><td>Baba</td><td>710</td><td>107</td><td></td></tr> <tr><td></td><td>US-2</td><td>5,218,680</td><td>06/08/93</td><td>Farrell et al.</td><td>709</td><td>215</td><td></td></tr> <tr><td></td><td>US-3</td><td>5,218,686</td><td>06/08/93</td><td>Thayer</td><td>711</td><td>100</td><td></td></tr> <tr><td></td><td>US-4</td><td>5,274,795</td><td>12/28/93</td><td>Vachon</td><td>710</td><td>306</td><td></td></tr> <tr><td></td><td>US-5</td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td></td><td>US-6</td><td></td><td></td><td></td><td></td><td></td><td></td></tr> </tbody> </table>								*Examiner Initial		Document Number	Issue Date	Name	Class	Subclass	Filing Date If Appropriate	JRP	US-1	4,729,090	03/01/88	Baba	710	107			US-2	5,218,680	06/08/93	Farrell et al.	709	215			US-3	5,218,686	06/08/93	Thayer	711	100			US-4	5,274,795	12/28/93	Vachon	710	306			US-5								US-6						
*Examiner Initial		Document Number	Issue Date	Name	Class	Subclass	Filing Date If Appropriate																																																								
JRP	US-1	4,729,090	03/01/88	Baba	710	107																																																									
	US-2	5,218,680	06/08/93	Farrell et al.	709	215																																																									
	US-3	5,218,686	06/08/93	Thayer	711	100																																																									
	US-4	5,274,795	12/28/93	Vachon	710	306																																																									
	US-5																																																														
	US-6																																																														
Foreign Patent Documents <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th></th> <th></th> <th>Document Number</th> <th>Date</th> <th>Country</th> <th>Class</th> <th>Subclass</th> <th>Translation</th> </tr> </thead> <tbody> <tr><td>JRP</td><td>F-1</td><td>JP 61123969A</td><td>06/11/86</td><td>Japan</td><td></td><td></td><td>X abstract only</td></tr> <tr><td>JRP</td><td>F-2</td><td>JP 60160459A</td><td>08/22/85</td><td>Japan</td><td></td><td></td><td>X abstract only</td></tr> <tr><td>JRP</td><td>F-3</td><td>JP 61143863A</td><td>07/01/86</td><td>Japan</td><td></td><td></td><td>X abstract only</td></tr> <tr><td></td><td>F-4</td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td></td><td>F-5</td><td></td><td></td><td></td><td></td><td></td><td></td></tr> </tbody> </table>										Document Number	Date	Country	Class	Subclass	Translation	JRP	F-1	JP 61123969A	06/11/86	Japan			X abstract only	JRP	F-2	JP 60160459A	08/22/85	Japan			X abstract only	JRP	F-3	JP 61143863A	07/01/86	Japan			X abstract only		F-4								F-5														
		Document Number	Date	Country	Class	Subclass	Translation																																																								
JRP	F-1	JP 61123969A	06/11/86	Japan			X abstract only																																																								
JRP	F-2	JP 60160459A	08/22/85	Japan			X abstract only																																																								
JRP	F-3	JP 61143863A	07/01/86	Japan			X abstract only																																																								
	F-4																																																														
	F-5																																																														
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) <table border="1" style="width: 100%; border-collapse: collapse;"> <tbody> <tr> <td style="vertical-align: top; width: 10%;">JRP</td> <td style="vertical-align: top; width: 10%;">OT-1</td> <td>United States Patent Application Pub. No.: US 2002/0129184 A1, Pub. Date: September 12, 2002, Watanabe <i>2/6/07</i></td> </tr> <tr> <td></td> <td>OT-2</td> <td>K. Hwang, et al., "OMP: A RISC-based Multiprocessor using Orthogonal-Access Memories and Multiple Spanning Buses*", Laboratory for Parallel and Distributed Computing, University of Southern California, Los Angeles, CA 90089 1990, pps. 7-22</td> </tr> <tr> <td></td> <td>OT-3</td> <td>Ewert et al., "Optimizing Software Performance for IP Frame Reassembly in an Integrated Architecture", WOSP 2000, Ontario, Canada, pps. 29-37</td> </tr> <tr> <td></td> <td>OT-4</td> <td>D.J. Schuelka, IBM Technical Bulletin, "Master/Slave Cascade Channel for Microprocessor DMA", IBM Corp. 1979, Vol. 22, No. 5, pps. 2041-2042</td> </tr> <tr> <td></td> <td>OT-5</td> <td>IBM Technical Bulletin, "Multiword Direct Memory Access Integrated Drive Electronics Hogpen", Vol. 39, No. 04, April 1996, pps. 203-206</td> </tr> </tbody> </table>								JRP	OT-1	United States Patent Application Pub. No.: US 2002/0129184 A1, Pub. Date: September 12, 2002, Watanabe <i>2/6/07</i>		OT-2	K. Hwang, et al., "OMP: A RISC-based Multiprocessor using Orthogonal-Access Memories and Multiple Spanning Buses*", Laboratory for Parallel and Distributed Computing, University of Southern California, Los Angeles, CA 90089 1990, pps. 7-22		OT-3	Ewert et al., "Optimizing Software Performance for IP Frame Reassembly in an Integrated Architecture", WOSP 2000, Ontario, Canada, pps. 29-37		OT-4	D.J. Schuelka, IBM Technical Bulletin, "Master/Slave Cascade Channel for Microprocessor DMA", IBM Corp. 1979, Vol. 22, No. 5, pps. 2041-2042		OT-5	IBM Technical Bulletin, "Multiword Direct Memory Access Integrated Drive Electronics Hogpen", Vol. 39, No. 04, April 1996, pps. 203-206																																									
JRP	OT-1	United States Patent Application Pub. No.: US 2002/0129184 A1, Pub. Date: September 12, 2002, Watanabe <i>2/6/07</i>																																																													
	OT-2	K. Hwang, et al., "OMP: A RISC-based Multiprocessor using Orthogonal-Access Memories and Multiple Spanning Buses*", Laboratory for Parallel and Distributed Computing, University of Southern California, Los Angeles, CA 90089 1990, pps. 7-22																																																													
	OT-3	Ewert et al., "Optimizing Software Performance for IP Frame Reassembly in an Integrated Architecture", WOSP 2000, Ontario, Canada, pps. 29-37																																																													
	OT-4	D.J. Schuelka, IBM Technical Bulletin, "Master/Slave Cascade Channel for Microprocessor DMA", IBM Corp. 1979, Vol. 22, No. 5, pps. 2041-2042																																																													
	OT-5	IBM Technical Bulletin, "Multiword Direct Memory Access Integrated Drive Electronics Hogpen", Vol. 39, No. 04, April 1996, pps. 203-206																																																													
Examiner <i>JRP</i>	Date Considered	<i>8/5/05</i>																																																													
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.																																																															